DMP Electronics eBOX-3350MX-AP Instrukcja Użytkownika Pobierz pdf (Strona 1)

Table of Contents

Section 1 : Introduction ...................................................... 1

1.1 Features and Functions......................................................................................................... 1

1.2 System Block Diagram 2

Section 2 : Pin Description ................................................... 3

2.1 Pin Diagram for M6117C ....................................................................................................... 3

2.1.1 Pin Diagram for M6117D 4

2.2 Pin Description Table.............................................................................................................5

2.3 Numerical Pin List..................................................................................................................7

2.4 Alphabetical Pin List ..............................................................................................................11

2.5 Hardware Setup..................................................................................................................... 13

Section 3 : Function Description.............................................. 14

3.1 Static 386SX Core.................................................................................................................14

3.2 Reset and Clock logic............................................................................................................ 14

3.3 CPU Interface logic................................................................................................................14

3.4 Numerical Coprocessor Interface logic ..................................................................................14

3.5 DRAM Controller....................................................................................................................15

3.6 Configuration Registers .........................................................................................................15

3.7 ISA Bus Interface logic ..........................................................................................................15

3.8 Control logic...........................................................................................................................15

3.9 Address Decode and Memory Mapping logic.........................................................................15

3.10 Data Buffer ..........................................................................................................................15

3.11 Address Buffer.....................................................................................................................15

3.12 ISP Devices (82C37x2, 82C59x2, 82C54, 74LS612) .......................................................... 15

3.13 Real Time Clock ..................................................................................................................15

3.14 Keyboard Controller.............................................................................................................15

3.15 Keyboard and Speaker logic................................................................................................ 15

3.16 Parity Generating and Checking logic.................................................................................. 15

3.17 Power Management Unit .....................................................................................................16

3.18 16 sets of GPIO power control signals.................................................................................16

3.19 Watchdog Timer.................................................................................................................. 16

3.20 IDE decoder interface.......................................................................................................... 16

Section 4 : Configuration Registers ........................................... 17

4.1 How to read/write to configuration registers ........................................................................... 17

4.2 Hardware Power On setup..................................................................................................... 17

4.3 Memory Controller .................................................................................................................18

4.4 ISA Bus Interface Control ......................................................................................................29

4.5 Power Management...............................................................................................................31

4.6 Generating System Management Interrupt ............................................................................33

4.7 Entering power-saving mode .................................................................................................35

4.8 Speed LED Flash control....................................................................................................... 36

4.9 General Purpose Output and General Purpose Input.............................................................36

4.10 Watchdog Timer................................................................................................................... 37

4.11 IDE interface.........................................................................................................................38

4.12 Register Summary................................................................................................................39

4.13 Register Bit Definition ...........................................................................................................41

Section 5 : Programming Guide............................................... 53

5.1 Basic Procedure and Macro Definition................................................................................... 53

5.2 Detection and setting of Fast Page Mode and EDO DRAMs.................................................. 54

5.3 Memory Auto Sizing...............................................................................................................56

5.4 Remapping Memory .............................................................................................................. 60

5.5 Interrupt Controller edge/level trigger programming............................................................... 61

5.6 PMU Programming Guide...................................................................................................... 62

5.7 Flowcharts............................................................................................................................. 66

Section 6 : Timing Diagrams.................................................. 77

Section 7 : Electrical Characteristics .......................................... 94

7.1 Absolute Maximum Ratings ................................................................................................... 94

7.2 D.C. Characteristics...............................................................................................................94

7.3 A.C. Characteristics...............................................................................................................95

Section 8 : Packaging Information ............................................ 99

Section 9 : Revision History .................................................. 100

Appendix

M6117D : 386SX Embedded Microcontroller

1 2 3 4 5 6 ... 111 112