DMP Electronics eBOX-3350MX-AP Instrukcja Użytkownika Strona 41

  • Pobierz
  • Dodaj do moich podręczników
  • Drukuj
  • Strona
    / 112
  • Spis treści
  • BOOKMARKI
  • Oceniono. / 5. Na podstawie oceny klientów
Przeglądanie stron 40
386SX Single Chip PC Jan Yin Chan Electronics Co.,LTD.
DM&P M6117D : System on a chip
Page 40
Jan Yin Chan Electronics Co,. LTD. M6117D 386SX Single Chip PC
8F-1,No.22,Wuchyuan 2RD.,Hsin Chuang city Taipei Hsien, Taiwan, R.O.C. Tel: 886-(02) 2298-0770 Fax: (02) 2299-1883
Port Index Attribute Register
22H
R/W Index register.
23H 10H R/W ROM size, refresh type and DRAM mode setting.
23H 11H R/W Memory Controller function setting.
23H 12H R/W Split address and miscellaneous function
23H 13H R/W Lock register
23H 14H R/W Page CD shadow area setting
23H 15H R/W Page EF shadow area setting
23H 16H R/W ISA high speed memory range setting (group 1)
23H 17H R/W ISA high speed memory range setting (group 1)
23H 18H R/W ISA high speed memory range setting (group 1)
23H 19H R/W ISA high speed memory range setting (group 2)
23H 1AH R/W ISA high speed memory range setting (group 2)
23H 1BH R/W ISA high speed memory range setting (group 2)
23H 1CH R/W ISA high speed I/O range setting (group 1)
23H 1DH R/W ISA high speed I/O range setting (group 1)
23H 1EH R/W ISA AT Clock Definition
23H 20H R/W Address remap setting in Power saving mode
23H 30H R Clock speed status
23H 31H R/W Fast RC and Gate A20 setting
23H 32H R/W ISA high speed switching
23H 33H R/W I/O recovery setting
23H 34H Read Only Hardware power-on configuration port
23H 35H Read Only Hardware power-on configuration port
23H 36H R/W Chip version and miscellaneous function
23H 37H R/W Watchdog timer / external switch / mouse / IDE / EDO DRAM
function enable
23H 38H R/W Watchdog time out report signal select / SMI relocate select
23H 39H R/W Watchdog timer counter value (byte 0)
23H 3AH R/W Watchdog timer counter value (byte 1)
23H 3BH R/W Watchdog timer counter value (byte 2)
23H 3CH R/W Watchdog time out dispatch / Memory shadow AB / IRQ level /
EDO timing detect / IDE channel function selection
23H 3DH R/W GPO high byte storage register
23H 3EH Read Only GPI low byte storage register
23H 3FH Read Only GPI high byte storage register
23H 40H R/W Chip select 0 channel address A[7-1]
23H 41H R/W Chip select 0 channel address A[15-8]
23H 42H R/W Chip select 0 channel mask address MSA[7-1]
23H 43H R/W Chip select 0 channel mask address MSA[15-8]
23H 44H R/W Configure general purpose chip select
23H 45H R/W Configure general purpose chip select
23H 46H Read Only Independent GPI [7:0] storage register
23H 47H R/W Independent GPO[7:0] storage register
23H 48H R/W Chip select 1channel address A[7:1]
23H 49H R/W Chip select 1channel address A[15:8]
23H 4AH R/W Chip select 1 channel mask address MSA[7-1]
23H 4BH R/W Chip select 1 channel mask address MSA[15-8]
23H 4CH Read Only Independent GPI [15:8] storage register
23H 4DH R/W Independent GPO[15:8] storage register
23H 4EH R/W Independent GPIOE[7:0]
23H 4FH R/W Independent GPIOE[15:8]
23H 55H R/W Power Management Unit Configuration port (First)
23H 56H R/W Power Management Unit Configuration port (Second)
23H 57H R/W Mode Select of combination of Idle detection
Przeglądanie stron 40
1 2 ... 36 37 38 39 40 41 42 43 44 45 46 ... 111 112

Komentarze do niniejszej Instrukcji

Brak uwag